

SPECIFICATION

METHOD OF DRIVING DISPLAY PANEL AND DRIVE FOR CARRYING OUT SAME

FIELD OF THE INVENTION

The present invention relates to a method of driving a panel display and a drive for carrying out the method, and in particular, to a method of driving an organic EL panel, and a drive for carrying out the method.

BACKGROUND OF THE INVENTION

As shown in Fig. 1A, a driving circuit of an organic EL panel generally has a constant current source 11 and switching means SW_{s1} - SW_{sm} , respectively, for every data line, and a cathodic power supply potential V_c and switching means SW_{c1} - SW_{cn} , respectively, for every scanning line, against the organic EL panel having an organic EL element $PE_{m,n}$, disposed at respective crossover points of a plurality of the data lines (anodic lines SEG_1 - SEG_m) and a plurality of the scanning lines (cathodic lines COM_1 - COM_n). These switching means are controlled by a drive control circuit 10 and can be turned into select state or unselect state, respectively.

In common operation to cause the organic EL panel to emit light for displaying, the switching means SW_{cn} of the respective scanning lines COM_n is turned ON (connected to a grounding potential V_G) and OFF (connected to

the cathodic power supply potential V_C) in such a manner as to have operation waveforms shown in Fig. 2 at a predetermined time interval, thereby sequentially selecting panel rows to be lighted. At this time, the switching means SW_{sm} of the data line SEG_m connected to the organic EL element $PE_{m,n}$ to be lighted, in the panel row selected, is turned ON, and current is supplied thereto, whereupon the organic EL element $PE_{m,n}$ is caused to emit light.

Since emitted light luminance of the organic EL element $PE_{m,n}$ is dependent on a current value, values of current supplied to the respective data lines SEG_m are required to be constant values equal to each other in order to avoid display unevenness.

In order to obtain a constant current, it is desirable that the driving circuit is under small effects of its dependency on an output voltage of the constant current source, a power supply voltage, manufacturing variations in constituent elements thereof, or so on.

A common structure of the organic EL element is as shown in Fig. 1B. Because a transparent, electrically conductive film (ITO film) as a constituent member thereof has resistance as large as about 10 to 20 Ω / \bullet , the same is used on the side of the anodic data lines SEG_m where a large current does not flow (on the order of several hundred μA to 1 mA) while a resistance material such as Al is used on the side of the cathodic scanning lines COM_n .

However, when causing all the elements in panel rows to emit light, a large current of several tens of mA flows in the direction of the grounding potential V_G in the scanning lines COM_n via the switching means $SW_{c1} - SW_{cn}$.

Even in the case of the scanning lines COM_n using a resistance material such as an Al cathodic wiring, there flows a large current corresponding to the panel element connected thereto and a current value necessary for light emission, so that a voltage applied to the panel element $PE_{m,n}$ positioned at a more distal end in relation to the grounding potential V_G becomes very high.

Assuming that resistance of the scanning lines COM_n is $R_{m,n}$, a current flowing through the resistance is $I_{cm,n}$, ON resistance of the switching means SW_{cn} is SW_{rn} , and a voltage applied to the organic EL element $PE_{m,n}$ when all the panel elements emit light is $V_{m,n}$ as shown in Fig. 3, the following equation results:

$$V_{m,n} = V_C + SW_{rn} * I_{c1,n} + R_{1,n} * I_{c1,n} + R_{2,n} * I_{c2,n} + \dots + R_{m,n} * I_{cm,n}$$

Herein, assuming that light-emitting display panel rows are 128 rows, resistance between the panel elements is $R_{m,n} = r$ (Ω), and a current supplied to respective data lines SEG_m is $I_m = i$ (A), the following equation results:

$$V_{m,n} = V_C + SW_{rn} * 128i + r * 128i + r * 127i + r * 126i + \dots + ri$$

$$= V_C + SW_{rn} * 128i + 8256ri$$

That is, there occurs a potential as high as 8256ri (V) owing to the resistance component of the scanning lines COM_n.

Thus, since the farther from the grounding potential V_G the EL element PE_{m,n} is positioned at a distal end, the smaller a potential difference ΔV₁₁ applied to the respective constant current sources 11 becomes, there have been cases where it becomes impossible to supply a constant current, depending on conditions such as dependency of the respective constant current sources 11 on output voltage, a constant current value, and a drive power supply voltage V_s.

Further, there is a tendency of an increase in the number of bits of a driver IC following an increase in the size of a panel screen, and such an increase in the number of the bits poses a problem in that not only deterioration in display unevenness, due to manufacturing variations, is brought about but also constant current characteristic dependent on resistance on the panel described above becomes susceptible to occurrence of faults.

SUMMARY OF THE INVENTION

The invention has been developed to resolve the problems encountered in the past, and it is an object of the invention to provide a method of driving a display panel, capable of preventing light emission faults

from occurring to a panel by implementing stable supply of a constant current, and a drive for carrying out the method.

The invention provides in its first aspect a method of driving a display panel made up of $(n \times m)$ pieces of display elements each disposed at respective crossover points of a matrix, formed of n rows of scanning lines and m columns of data lines, wherein a current value of respective variable current sources for driving the respective data lines is controlled by comparing a potential of the respective data lines with a reference potential and based on results of such comparison.

Further, in accordance with a second aspect of the invention, there is provided a drive of a display panel comprising means for assuming during a display period of present display data a current correction value for each of the data lines in a succeeding display period on the basis a position of the data line, the number of the display elements, and a fixed value determined by the position of the data line, and current correction means for correcting a current value of the respective variable current sources on the basis of results of such assumption.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1A is a circuit diagram for illustrating a conventional technology;

Fig. 1B is a schematic representation showing the construction of an

organic EL element by way of example;

Fig. 2 is a waveform chart showing driving operation of a panel;

Fig. 3 is a circuit diagram for illustrating problems encountered by conventional technology;

Fig. 4 is a circuit diagram of a drive of a display panel, according to a first embodiment of the invention;

Fig. 5 is a circuit diagram of a drive of a display panel, according to a second embodiment of the invention;

Fig. 6 is a detailed circuit diagram showing a variable current source 12, current control circuit 15m, and the periphery thereof, according to the first embodiment of the invention; and

Fig. 7 is a detailed circuit diagram showing a variable current source 12, current correction circuit 18m, and the periphery thereof, according to the second embodiment of the invention.

PREFERRED EMBODIMENTS OF THE INVENTION

Embodiments of the invention are described in detail hereinafter with reference to the accompanying drawings.

First Embodiment

Fig. 4 is a circuit diagram of a drive of a display panel, according to a first embodiment of the invention. As shown in the figure, a comparator 14m capable of comparing voltage levels with each other is connected to

respective data lines SEG_m . The respective comparators 14m are connected to a voltage regulator 13 for generating a reference voltage. An output of the respective comparators 14m is connected to respective current control circuits 15m for controlling respective variable current sources 12. Assuming that current variation occurs when a voltage applied to the respective variable current sources 12 is ΔV_{12} , the reference voltage of the voltage regulator 13 is set to a power supply voltage $V_s - \Delta V_{12}$. The respective comparators 14m are made up of a differential amplifier.

Operation of the circuit of a configuration as described above is described hereinafter. Normal operation to cause the panel to emit light for displaying is executed by turning switching means SW_{cn} of respective scanning lines COM_n ON (connected to a grounding potential V_G) and OFF (connected to a cathodic power supply potential V_C) in such a manner as to have operation waveforms shown in Fig. 2 at a predetermined time interval, thereby sequentially selecting panel rows to be lighted. At this time, switching means SW_{sm} of the data line SEG_m connected to a panel element $PE_{m,n}$ to be lighted, in the panel row selected, is turned ON, and current is supplied thereto, whereupon the panel element $PE_{m,n}$ is caused to emit light.

At this time, a current at as large as several ten mA flows through the respective scanning lines COM_n in the direction of the grounding potential V_G via the switching means $SW_{cn1} - SW_{cn}$, respectively. Accordingly, a voltage applied to the panel element $PE_{m,n}$ disposed at a distal end from the

grounding potential V_G becomes very high.

Assuming that resistance of the scanning line COM_n is $R_{m,n}$, a current flowing through the resistance is $I_{cm,n}$, ON resistance of the switching means SW_{cn} is SW_{rn} , ON resistance of the switching means SW_{sm} is SW_{rm} and a voltage applied to the organic EL element $PE_{m,n}$ when the panel in whole emits light is $V_{m,n}$, the following equation results:

$$V_{m,n} = V_C + SW_{rn} * I_{c1,n} + R_{1,n} * I_{c1,n} + R_{2,n} * I_{c2,n} + \dots + R_{m,n} * I_{cm,n} + SW_{rm} * I_{cm,n}$$

so that when the applied voltage $V_{m,n}$ of the respective data lines SEG_m becomes higher than an output voltage of the voltage regulator 13, a decrease in current is detected by the respective comparators 14m made up of the differential amplifier, thereby increasing current of the respective variable current sources by the agency of the respective current control circuits 15m.

Further, when an excessive increase in current causes the voltage to drop, and $V_{m,n}$ becomes lower than the output voltage of the voltage regulator 13, an increase in current is detected by the respective comparators 14m, thereby decreasing the current of the respective variable current sources by the agency of the respective current control circuits 15m.

Fig. 6 is a detailed circuit diagram showing the variable current source 12, the current control circuit 15m, and the periphery thereof. The variable current source 12 comprises a PMOS transistor 12Mm for supplying a constant current at the time of normal constant current operation and a

transistor 12Sm for adjustment of the constant current. The PMOS transistor 12Mm generates the constant current by applying a constant voltage to the gate thereof.

The current control circuit 15m comprises an NMOS transistor switch 15ms, an NMOS resistance 15mn with the gate thereof connected to the data line voltage $V_{m,n}$ in common with the gate of a PMOS resistance 15mp, and other resistances, and an output 15mout of the current control circuit 15m is set such that when the switch 15ms is ON, the transistor 12Sm can supply necessary current corresponding to the data line voltage $V_{m,n}$ (A resistance ratio of the current control circuit 15m is set such that the transistor 12Sm for current adjustment operates in a liner region when it is within a range of the voltage $V_{m,n}$, requiring current adjustment. The output 15mout is changed by the NMOS resistance 15mn and PMOS resistance 15mp changing respective resistance values correspondingly to the voltage $V_{m,n}$, thereby adjusting a current value of the PMOS transistor 12Sm).

When the voltage $V_{m,n}$ of the data line SEG_m becomes higher than an output voltage 13out of the voltage regulator 13 (that is, when a voltage between the source and drain of the PMOS transistor 12Mm becomes lower, resulting in a decrease of current), the decrease of current is detected by the comparator 14m made up of the differential amplifier. The comparator 14m turns ON the NMOS transistor switch 15ms of the current control circuit 15m, whereupon a current 115m flows in the current control circuit 15m, and

the output voltage $15m_{out}$ of the current control circuit $15m$ becomes lower, so that the PMOS transistor $12S_m$ of the variable current source 12 is turned into ON state, thereby increasing the current of the variable current source 12 .

Thus, since the current can be increased or decreased by detecting variation in current, due to insufficiency in potential applied to the current source, the present embodiment is effective for reducing light emission faults of the panel.

Second Embodiment

Fig. 5 is a circuit diagram of a drive of a display panel, according to a second embodiment of the invention. As shown in Fig. 5, there is provided a light-emitting bit number detection circuit 16 (which can be made up of, for example, an adder) for detecting the number of light-emitting bits for a succeeding light-emitting period on the basis of data determining light-emission and non light-emission of respective panel elements. Further, there is provided a VO detection circuit $17m$ (which can be made up of, for example, a subtracter and an adder) for assuming and detecting a level of a voltage applied to the panel element for each of data lines SEG_m and the respective VO detection circuits $17m$ are connected with the light-emitting bit number detection circuit 16 . The respective VO detection circuits $17m$ are connected to respective current correction circuits $18m$ so as to be able to control current of respective variable current sources 12 . The respective

current correction circuits 18m are preset so as to be able to execute current correction by stages (for example, for every $10\ \mu\text{A}$) taking into account a voltage ΔV_{12} applied to the respective variable current sources 12, a panel resistance value, and dependency thereof on a constant current value.

Operation of the circuit of the drive in Fig. 5 is described hereinafter. Normal operation to cause a panel to emit light is executed by turning switching means SW_{en} of respective scanning lines COM_n ON (connected to a grounding potential V_G) and OFF (connected to a cathode power supply potential V_C) in such a manner as to have operation waveforms shown in Fig. 2 at a predetermined time interval, thereby sequentially selecting panel rows to be lighted. Switching means SW_{sm} of the data line SEG_m connected to a panel element $\text{PE}_{m,n}$ to be lighted, in the panel row selected, is turned ON, and current is supplied thereto, whereupon the panel element $\text{PE}_{m,n}$ is caused to emit light.

Display data in a display period between time t_4 and t_5 are normally transferred in a period between time t_2 and t_3 and are latched before stored in a register, and the light-emitting bit number detection circuit 16 detects the number d of display elements in a subsequent display period from the display data. The respective VO detection circuits 17m assume and detect a voltage generated depending on panel resistance for each of the data lines on the basis of the display data.

Assuming that, for example, in case all m bits emit light ($d = m$) as

shown in Fig. 5, resistance of the scanning line COM_1 formed of a conductor film, up to the data line SEG_1 , is $R_{1,1}$, a constant current flowing through the respective data lines is I , a voltage applied to the panel element $PE_{1,1}$, across the resistance, is $V_{1,1}$, a current proportional to the number d of the display elements flows through $R_{1,1}$. That is, $V_{1,1} = R_{1,1} * m * I$.

Similarly, the following equations result:

$$V_{2,1} = V_{1,1} + R_{2,1} * (m - 1) * I.$$

$$V_{3,1} = V_{2,1} + R_{3,1} * (m - 2) * I.$$

$$V_{4,1} = V_{3,1} + R_{4,1} * (m - 3) * I$$

$$V_{5,1} = V_{4,1} + R_{5,1} * (m - 4) * I$$

...

Assuming that resistance $R_{m,n}$ between the respective data lines is all identical, the following equation results:

$$V_{1,1} = \alpha * m \text{ (}\alpha \text{ is a constant).}$$

Similarly, the following equations result:

$$V_{2,1} = \alpha * (2m - 1)$$

$$V_{3,1} = \alpha * (3m - 3)$$

$$V_{4,1} = \alpha * (4m - 6)$$

$$V_{5,1} = \alpha * (5m - 10)$$

Accordingly, only a value A found from $V_{m,n} = \alpha * A$ is sufficient for detection by the respective VO detection circuits 17m.

If the value A of any of the data line SEG_m becomes higher than a

level value B (the value B is a value pre-calculated from the voltage ΔV_{12} applied to the respective variable current sources 12, a panel resistance value, and the dependency on the constant current value) set in the current correction circuit 18m, the current is increased by $+10\text{ }\mu\text{A}$ by the agency of the current correction circuit 18m. Further, if the value A of the data line SEG_m becomes higher than a level value C set in the current correction circuit 18m, the current is further increased by $+10\text{ }\mu\text{A}$ ($20\text{ }\mu\text{A}$ in total) by the agency of the current correction circuit 18m.

Thus, current correction to be made for a succeeding display period is determined during a preceding display period, thereby enabling a current as desired to be applied immediately upon start of a display period.

Fig. 7 is a detailed circuit diagram showing the variable current source 12, the current correction circuit 18m, and the periphery thereof. The variable current source 12 comprises a current source PMOS transistor 12Mm for supplying the constant current at the time of normal constant current operation and PMOS transistors 12Sm1, 12Sm2, for adjustment of the constant current. The current source PMOS transistor 12Mm generates the constant current by applying a constant voltage to the gate thereof.

The current correction circuit 18m comprises a plurality of digital comparators 18mdc1, 18mdc2 ..., thereby presetting correction levels B, C, ..., respectively. Respective outputs of the digital comparators control switching circuits 18_{sw1} , 18_{sw2} , ..., respectively, thereby changing over

respective voltages of the PMOS transistors 12Sm1, 12Sm2 of the variable current source 12 between a power supply voltage Vs and an output voltage of a constant voltage regulator 18mvr. The constant voltage regulator 18mvr outputs the voltage for controlling the PMOS transistors 12Sm1, 12Sm2, respectively. This control voltage is set so as to enable, for example, the PMOS transistor 12Sm1 to allow a current of 10 μ A to flow therethrough.

The VO detection circuits 17m each are provided with an adder-subtractor, executing binary calculation. If a display position corresponds to an m-th bit from the side of the switching means $SW_{cn1} - SW_{cn}$, the following calculation is made based on the number d (binary number) of bits, as detected by the light-emitting bit number detection circuit 16:

$$A = m * d - \beta \quad (\beta \text{ is a fixed value determined by } m)$$

If, for example, a value A of any of the data lines SEG_m becomes larger than the level value B as set in the current correction circuit 18m (that is, it is determined that the voltage $V_{m,n}$ of the data line SEG_m as calculated from the number of the light-emitting elements causes the constant current to decrease), the switching circuit 18sw1 is changed over by the comparator 18mdc1, and the constant voltage regulator 18mVR operates such that the output voltage thereof controls the gate of the PMOS transistors 12Sm1, thereby outputting the constant current.

If the value A of the data line SEG_m becomes larger than the level value C as set in the current correction circuit 18m (that is, it is determined

that the voltage $V_{m,n}$ of the data line SEG_m calculated from the number of the light-emitting elements causes the constant current to further decrease), the switching circuit 18sw2 is changed over by the comparator 18mdc2, and the constant voltage regulator 18mvr operates such that the output voltage thereof controls the gate of the PMOS transistors 12Sm2, and a current is further added to the current described above, thereby outputting the constant current.

Thus, since current can be increased by pre-assuming a decrease in current, due to the panel resistance, and detecting the same, it is possible to implement not only stable supply of current during the display period, but also fine adjustment of the current, so that the present embodiment is more effective for reducing light emission faults of the panel.